mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-21 14:45:50 +00:00
Code Activity

WIP migration to twine

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-19 11:37:12 +02:00
parent 54a3baa2de
commit e71ed3007d
8 changed files with 49 additions and 55 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/memory/memory_map.cc
View file

@ -263,7 +263,7 @@ struct MemoryMapWorker
if (module->wire(TwineSearch(&design->twines).find(w_out_name)) != nullptr)
w_out_name = genid(mem.memid, "", addr, "$q");
RTLIL::Wire *w_out = module->addWire(design->twines.add(Twine{w_out_name}), mem.width);
RTLIL::Wire *w_out = module->addWire(design->twines.add(std::string{w_out_name}), mem.width);
if (formal && mem.packed && mem.cell->name.isPublic()) {
auto hdlname = mem.cell->get_hdlname_attribute();