mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 21:55:48 +00:00
Code Activity

rtlil: add Module* back-pointer to RTLIL::Memory

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 13:49:50 +02:00
parent 9ed93e210b
commit e70eed3296
7 changed files with 17 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/mem.cc
View file

@ -294,6 +294,7 @@ void Mem::emit() {
memid = NEW_ID;
mem = new RTLIL::Memory;
mem->name = memid;
mem->module = module;
module->memories[memid] = mem;
}
mem->width = width;