mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 05:35:47 +00:00
Code Activity

rtlil: add Module* back-pointer to RTLIL::Memory

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 13:49:50 +02:00
parent 9ed93e210b
commit e70eed3296
7 changed files with 17 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/json/jsonparse.cc
View file

@ -604,6 +604,7 @@ void json_import(Design *design, string &modname, JsonNode *node)
RTLIL::Memory *mem = new RTLIL::Memory;
mem->name = memory_name;
mem->module = module;
if (memory_node->type != 'D')
log_error("JSON memory node '%s' is not a dictionary.\n", memory_name.unescape());