mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-22 11:07:52 +00:00
Update tests
This commit is contained in:
parent
0d4a670267
commit
e6f7cf3b29
7 changed files with 19 additions and 17 deletions
|
@ -36,8 +36,7 @@ proc
|
|||
equiv_opt -assert -map +/nexus/cells_sim.v synth_nexus # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd mux16 # Constrain all select calls below inside the top module
|
||||
select -assert-min 11 t:LUT4
|
||||
select -assert-max 12 t:LUT4
|
||||
select -assert-count 1 t:WIDEFN9
|
||||
select -assert-max 2 t:WIDEFN9
|
||||
|
||||
select -assert-none t:IB t:OB t:VLO t:VHI t:LUT4 t:WIDEFN9 %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue