mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-06 19:21:23 +00:00
Update tests
This commit is contained in:
parent
0d4a670267
commit
e6f7cf3b29
7 changed files with 19 additions and 17 deletions
|
@ -28,8 +28,8 @@ equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
|||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd mux8 # Constrain all select calls below inside the top module
|
||||
select -assert-max 1 t:L6MUX21
|
||||
select -assert-max 7 t:LUT4
|
||||
select -assert-max 2 t:PFUMX
|
||||
select -assert-max 8 t:LUT4
|
||||
select -assert-max 3 t:PFUMX
|
||||
|
||||
select -assert-none t:LUT4 t:L6MUX21 t:PFUMX %% t:* %D
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue