mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

synth_ice40/ecp5/xilinx: allow abc9.W to be overridden via scratchpad

Browse source
This commit is contained in:
Eddie Hung 2020-05-04 11:44:00 -07:00
parent 584780d776
commit e6b55e8b38
3 changed files with 34 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/xilinx/synth_xilinx.cc
View file

@ -619,11 +619,13 @@ struct SynthXilinxPass : public ScriptPass
run("techmap " + techmap_args);
run("read_verilog -icells -lib -specify +/abc9_model.v +/xilinx/abc9_model.v");
std::string abc9_opts;
auto k = stringf("synth_xilinx.abc9.%s.W", family.c_str());
if (active_design->scratchpad.count(k))
std::string k = "synth_xilinx.abc9.W";
if (active_design && active_design->scratchpad.count(k))
abc9_opts += stringf(" -W %s", active_design->scratchpad_get_string(k).c_str());
else
else {
k = stringf("synth_xilinx.abc9.%s.W", family.c_str());
abc9_opts += stringf(" -W %s", RTLIL::constpad.at(k, RTLIL::constpad.at("synth_xilinx.abc9.xc7.W")).c_str());
}
if (nowidelut)
abc9_opts += stringf(" -maxlut %d", lut_size);
if (dff_mode)