mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Fixed handling of boolean attributes (passes)

Browse source
This commit is contained in:
Clifford Wolf 2013-10-24 11:37:54 +02:00
parent e9dede01ca
commit e679a5d046
6 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/hierarchy/hierarchy.cc
View file

@ -113,7 +113,7 @@ static void generate(RTLIL::Design *design, const std::vector<std::string> &cell
RTLIL::Module *mod = new RTLIL::Module;
mod->name = celltype;
mod->attributes["\\placeholder"] = RTLIL::Const(0, 0);
mod->attributes["\\placeholder"] = RTLIL::Const(1);
design->modules[mod->name] = mod;
for (auto &decl : ports) {
@ -147,7 +147,7 @@ static bool expand_module(RTLIL::Design *design, RTLIL::Module *module, bool fla
}
if (cell->parameters.size() == 0)
continue;
if (design->modules.at(cell->type)->attributes.count("\\placeholder") > 0)
if (design->modules.at(cell->type)->get_bool_attribute("\\placeholder"))
continue;
RTLIL::Module *mod = design->modules[cell->type];
cell->type = mod->derive(design, cell->parameters);