3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 13:53:40 +00:00

Fixed handling of boolean attributes (passes)

This commit is contained in:
Clifford Wolf 2013-10-24 11:37:54 +02:00
parent e9dede01ca
commit e679a5d046
6 changed files with 8 additions and 8 deletions

View file

@ -368,7 +368,7 @@ struct RTLIL::CaseRule {
struct RTLIL::SwitchRule {
RTLIL::SigSpec signal;
std::map<RTLIL::IdString, RTLIL::Const> attributes;
RTLIL_ATTRIBUTE_MEMBERS
std::vector<RTLIL::CaseRule*> cases;
~SwitchRule();
void optimize();