mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-31 06:07:47 +00:00
rtlil_bufnorm: fix cell deletion deferral bug
This commit is contained in:
parent
28013eccbc
commit
e6515cfd93
1 changed files with 2 additions and 2 deletions
|
|
@ -75,9 +75,9 @@ struct RTLIL::SigNormIndex
|
||||||
else
|
else
|
||||||
cells_to_remove.push_back(cell);
|
cells_to_remove.push_back(cell);
|
||||||
|
|
||||||
for (auto cell : cells_to_remove)
|
|
||||||
module->remove(cell);
|
|
||||||
}
|
}
|
||||||
|
for (auto cell : cells_to_remove)
|
||||||
|
module->remove(cell);
|
||||||
|
|
||||||
for (auto portname : module->ports) {
|
for (auto portname : module->ports) {
|
||||||
Wire *wire = module->wire(portname);
|
Wire *wire = module->wire(portname);
|
||||||
|
|
|
||||||
Loading…
Add table
Add a link
Reference in a new issue