mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Removed SigSpec::extend_xx() api

Browse source
This commit is contained in:
Clifford Wolf 2015-01-01 11:41:52 +01:00
parent 327a5d42b6
commit e62d838bd4
3 changed files with 1 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/proc/proc_arst.cc
View file

@ -262,7 +262,7 @@ struct ProcArstPass : public Pass {
for (auto &chunk : act.first.chunks())
if (chunk.wire && chunk.wire->attributes.count("\\init")) {
RTLIL::SigSpec value = chunk.wire->attributes.at("\\init");
value.extend_xx(chunk.wire->width, false);
value.extend_u0(chunk.wire->width, false);
arst_sig.append(chunk);
arst_val.append(value.extract(chunk.offset, chunk.width));
}