mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 07:53:16 +00:00
Code Activity

Removed SigSpec::extend_xx() api

Browse source
This commit is contained in:
Clifford Wolf 2015-01-01 11:41:52 +01:00
parent 327a5d42b6
commit e62d838bd4
3 changed files with 1 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

18
kernel/rtlil.cc
View file

@ -2673,24 +2673,6 @@ void RTLIL::SigSpec::append_bit(const RTLIL::SigBit &bit)
check();
}
void RTLIL::SigSpec::extend_xx(int width, bool is_signed)
{
cover("kernel.rtlil.sigspec.extend_xx");
pack();
if (width_ > width)
remove(width, width_ - width);
if (width_ < width) {
RTLIL::SigBit padding = width_ > 0 ? (*this)[width_ - 1] : RTLIL::State::S0;
if (!is_signed && (padding == RTLIL::State::S1 || padding.wire))
padding = RTLIL::State::S0;
while (width_ < width)
append(padding);
}
}
void RTLIL::SigSpec::extend_u0(int width, bool is_signed)
{
cover("kernel.rtlil.sigspec.extend_u0");