mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Cleanups and bugfixes in response to new internal cell checker

Browse source
This commit is contained in:
Clifford Wolf 2013-11-11 00:02:28 +01:00
parent 0fd3ebdb23
commit e5b974fa2a
5 changed files with 52 additions and 52 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_muxtree.cc
View file

@ -225,9 +225,9 @@ struct OptMuxtreeWorker
mi.cell->connections["\\S"] = new_sig_s;
if (new_sig_s.width == 1) {
mi.cell->type = "$mux";
mi.cell->attributes.erase("\\S_WIDTH");
mi.cell->parameters.erase("\\S_WIDTH");
} else {
mi.cell->attributes["\\S_WIDTH"] = RTLIL::Const(new_sig_s.width);
mi.cell->parameters["\\S_WIDTH"] = RTLIL::Const(new_sig_s.width);
}
}
}

1
passes/opt/opt_reduce.cc
View file

@ -127,6 +127,7 @@ struct OptReduceWorker
reduce_or_cell->name = NEW_ID;
reduce_or_cell->type = "$reduce_or";
reduce_or_cell->connections["\\A"] = this_s;
reduce_or_cell->parameters["\\A_SIGNED"] = RTLIL::Const(0);
reduce_or_cell->parameters["\\A_WIDTH"] = RTLIL::Const(this_s.width);
reduce_or_cell->parameters["\\Y_WIDTH"] = RTLIL::Const(1);
module->cells[reduce_or_cell->name] = reduce_or_cell;