3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 01:46:16 +00:00

CMake: Add most of passes

This commit is contained in:
Miodrag Milanovic 2025-02-12 16:10:36 +01:00
parent 6144b5c598
commit e594e90293
23 changed files with 235 additions and 42 deletions

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_achronix INTERFACE)
target_sources(yosys_techlibs_achronix INTERFACE
synth_achronix.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_achronix)

View file

@ -0,0 +1,9 @@
add_library(yosys_techlibs_anlogic INTERFACE)
target_sources(yosys_techlibs_anlogic INTERFACE
synth_anlogic.cc
anlogic_eqn.cc
anlogic_fixcarry.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_anlogic)

View file

@ -0,0 +1,9 @@
add_library(yosys_techlibs_coolrunner2 INTERFACE)
target_sources(yosys_techlibs_coolrunner2 INTERFACE
synth_coolrunner2.cc
coolrunner2_sop.cc
coolrunner2_fixup.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_coolrunner2)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_easic INTERFACE)
target_sources(yosys_techlibs_easic INTERFACE
synth_easic.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_easic)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_ecp5 INTERFACE)
target_sources(yosys_techlibs_ecp5 INTERFACE
synth_ecp5.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_ecp5)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_efinix INTERFACE)
target_sources(yosys_techlibs_efinix INTERFACE
synth_efinix.cc
efinix_fixcarry.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_efinix)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_fabulous INTERFACE)
target_sources(yosys_techlibs_fabulous INTERFACE
synth_fabulous.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_fabulous)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_gatemate INTERFACE)
target_sources(yosys_techlibs_gatemate INTERFACE
synth_gatemate.cc
gatemate_foldinv.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_gatemate)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_gowin INTERFACE)
target_sources(yosys_techlibs_gowin INTERFACE
synth_gowin.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_gowin)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_greenpak4 INTERFACE)
target_sources(yosys_techlibs_greenpak4 INTERFACE
synth_greenpak4.cc
greenpak4_dffinv.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_greenpak4)

View file

@ -0,0 +1,9 @@
add_library(yosys_techlibs_ice40 INTERFACE)
target_sources(yosys_techlibs_ice40 INTERFACE
synth_ice40.cc
ice40_braminit.cc
ice40_opt.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_ice40)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_intel INTERFACE)
target_sources(yosys_techlibs_intel INTERFACE
synth_intel.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_intel)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_intel_alm INTERFACE)
target_sources(yosys_techlibs_intel_alm INTERFACE
synth_intel_alm.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_intel_alm)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_lattice INTERFACE)
target_sources(yosys_techlibs_lattice INTERFACE
synth_lattice.cc
lattice_gsr.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_lattice)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_microchip INTERFACE)
target_sources(yosys_techlibs_microchip INTERFACE
synth_microchip.cc
microchip_dffopt.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_microchip)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_nanoxplore INTERFACE)
target_sources(yosys_techlibs_nanoxplore INTERFACE
synth_nanoxplore.cc
nx_carry.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_nanoxplore)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_nexus INTERFACE)
target_sources(yosys_techlibs_nexus INTERFACE
synth_nexus.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_nexus)

View file

@ -0,0 +1,12 @@
add_library(yosys_techlibs_quicklogic INTERFACE)
target_sources(yosys_techlibs_quicklogic INTERFACE
synth_quicklogic.cc
ql_bram_merge.cc
ql_bram_types.cc
ql_dsp_simd.cc
ql_dsp_io_regs.cc
#ql_dsp_macc.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_quicklogic)

View file

@ -0,0 +1,7 @@
add_library(yosys_techlibs_sf2 INTERFACE)
target_sources(yosys_techlibs_sf2 INTERFACE
synth_sf2.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_sf2)

View file

@ -0,0 +1,8 @@
add_library(yosys_techlibs_xilinx INTERFACE)
target_sources(yosys_techlibs_xilinx INTERFACE
synth_xilinx.cc
xilinx_dffopt.cc
)
target_link_libraries(yosys PRIVATE yosys_techlibs_xilinx)