mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-14 01:46:16 +00:00
CMake: Add most of passes
This commit is contained in:
parent
6144b5c598
commit
e594e90293
23 changed files with 235 additions and 42 deletions
7
techlibs/achronix/CMakeLists.txt
Normal file
7
techlibs/achronix/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_achronix INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_achronix INTERFACE
|
||||
synth_achronix.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_achronix)
|
9
techlibs/anlogic/CMakeLists.txt
Normal file
9
techlibs/anlogic/CMakeLists.txt
Normal file
|
@ -0,0 +1,9 @@
|
|||
add_library(yosys_techlibs_anlogic INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_anlogic INTERFACE
|
||||
synth_anlogic.cc
|
||||
anlogic_eqn.cc
|
||||
anlogic_fixcarry.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_anlogic)
|
9
techlibs/coolrunner2/CMakeLists.txt
Normal file
9
techlibs/coolrunner2/CMakeLists.txt
Normal file
|
@ -0,0 +1,9 @@
|
|||
add_library(yosys_techlibs_coolrunner2 INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_coolrunner2 INTERFACE
|
||||
synth_coolrunner2.cc
|
||||
coolrunner2_sop.cc
|
||||
coolrunner2_fixup.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_coolrunner2)
|
7
techlibs/easic/CMakeLists.txt
Normal file
7
techlibs/easic/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_easic INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_easic INTERFACE
|
||||
synth_easic.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_easic)
|
7
techlibs/ecp5/CMakeLists.txt
Normal file
7
techlibs/ecp5/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_ecp5 INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_ecp5 INTERFACE
|
||||
synth_ecp5.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_ecp5)
|
8
techlibs/efinix/CMakeLists.txt
Normal file
8
techlibs/efinix/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_efinix INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_efinix INTERFACE
|
||||
synth_efinix.cc
|
||||
efinix_fixcarry.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_efinix)
|
7
techlibs/fabulous/CMakeLists.txt
Normal file
7
techlibs/fabulous/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_fabulous INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_fabulous INTERFACE
|
||||
synth_fabulous.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_fabulous)
|
8
techlibs/gatemate/CMakeLists.txt
Normal file
8
techlibs/gatemate/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_gatemate INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_gatemate INTERFACE
|
||||
synth_gatemate.cc
|
||||
gatemate_foldinv.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_gatemate)
|
7
techlibs/gowin/CMakeLists.txt
Normal file
7
techlibs/gowin/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_gowin INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_gowin INTERFACE
|
||||
synth_gowin.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_gowin)
|
8
techlibs/greenpak4/CMakeLists.txt
Normal file
8
techlibs/greenpak4/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_greenpak4 INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_greenpak4 INTERFACE
|
||||
synth_greenpak4.cc
|
||||
greenpak4_dffinv.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_greenpak4)
|
9
techlibs/ice40/CMakeLists.txt
Normal file
9
techlibs/ice40/CMakeLists.txt
Normal file
|
@ -0,0 +1,9 @@
|
|||
add_library(yosys_techlibs_ice40 INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_ice40 INTERFACE
|
||||
synth_ice40.cc
|
||||
ice40_braminit.cc
|
||||
ice40_opt.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_ice40)
|
7
techlibs/intel/CMakeLists.txt
Normal file
7
techlibs/intel/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_intel INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_intel INTERFACE
|
||||
synth_intel.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_intel)
|
7
techlibs/intel_alm/CMakeLists.txt
Normal file
7
techlibs/intel_alm/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_intel_alm INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_intel_alm INTERFACE
|
||||
synth_intel_alm.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_intel_alm)
|
8
techlibs/lattice/CMakeLists.txt
Normal file
8
techlibs/lattice/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_lattice INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_lattice INTERFACE
|
||||
synth_lattice.cc
|
||||
lattice_gsr.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_lattice)
|
8
techlibs/microchip/CMakeLists.txt
Normal file
8
techlibs/microchip/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_microchip INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_microchip INTERFACE
|
||||
synth_microchip.cc
|
||||
microchip_dffopt.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_microchip)
|
8
techlibs/nanoxplore/CMakeLists.txt
Normal file
8
techlibs/nanoxplore/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_nanoxplore INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_nanoxplore INTERFACE
|
||||
synth_nanoxplore.cc
|
||||
nx_carry.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_nanoxplore)
|
7
techlibs/nexus/CMakeLists.txt
Normal file
7
techlibs/nexus/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_nexus INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_nexus INTERFACE
|
||||
synth_nexus.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_nexus)
|
12
techlibs/quicklogic/CMakeLists.txt
Normal file
12
techlibs/quicklogic/CMakeLists.txt
Normal file
|
@ -0,0 +1,12 @@
|
|||
add_library(yosys_techlibs_quicklogic INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_quicklogic INTERFACE
|
||||
synth_quicklogic.cc
|
||||
ql_bram_merge.cc
|
||||
ql_bram_types.cc
|
||||
ql_dsp_simd.cc
|
||||
ql_dsp_io_regs.cc
|
||||
#ql_dsp_macc.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_quicklogic)
|
7
techlibs/sf2/CMakeLists.txt
Normal file
7
techlibs/sf2/CMakeLists.txt
Normal file
|
@ -0,0 +1,7 @@
|
|||
add_library(yosys_techlibs_sf2 INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_sf2 INTERFACE
|
||||
synth_sf2.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_sf2)
|
8
techlibs/xilinx/CMakeLists.txt
Normal file
8
techlibs/xilinx/CMakeLists.txt
Normal file
|
@ -0,0 +1,8 @@
|
|||
add_library(yosys_techlibs_xilinx INTERFACE)
|
||||
|
||||
target_sources(yosys_techlibs_xilinx INTERFACE
|
||||
synth_xilinx.cc
|
||||
xilinx_dffopt.cc
|
||||
)
|
||||
|
||||
target_link_libraries(yosys PRIVATE yosys_techlibs_xilinx)
|
Loading…
Add table
Add a link
Reference in a new issue