mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Added std::set<RTLIL::SigBit> to RTLIL::SigSpec conversion

Browse source
This commit is contained in:
Clifford Wolf 2014-07-20 11:00:09 +02:00
parent efa7884026
commit e57db5e9b2
2 changed files with 11 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -505,6 +505,7 @@ struct RTLIL::SigSpec {
SigSpec(RTLIL::State bit, int width = 1);
SigSpec(RTLIL::SigBit bit, int width = 1);
SigSpec(std::vector<RTLIL::SigBit> bits);
SigSpec(std::set<RTLIL::SigBit> bits);
void expand();
void optimize();
RTLIL::SigSpec optimized() const;