mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-26 03:46:22 +00:00
Code Activity

ff: fixup initvals with signorm direct drive wire if it's created, not old driven wire

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-09 23:38:10 +01:00
parent 3dc45005f2
commit e5266d0fbc
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/ff.cc
View file

@ -635,8 +635,6 @@ Cell *FfData::emit() {
return nullptr; return nullptr;
} }
} }
if (initvals && !is_anyinit)
initvals->set_init(sig_q, val_init);
if (!is_fine) { if (!is_fine) {
if (has_gclk) { if (has_gclk) {
log_assert(!has_clk); log_assert(!has_clk);
@ -747,6 +745,8 @@ Cell *FfData::emit() {
} }
} }
cell->attributes = attributes; cell->attributes = attributes;
if (initvals && !is_anyinit)
initvals->set_init(cell->getPort(ID::Q), val_init);
return cell; return cell;
} }