mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-17 13:00:29 +00:00
Code Activity

sdc: collect design objects

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-27 17:14:23 +02:00
parent dc07cc0715
commit e4cf2be879
3 changed files with 174 additions and 47 deletions
Download patch file Download diff file Expand all files Collapse all files

14
passes/cmds/stubs.sdc
View file

@ -1,7 +1,16 @@
# with Tcl's eager evaluation, we will still eval args if they're unused by a stub
proc stub {function_name} {
proc $function_name {args} {}
}
# OpenROAD
proc get_name {thing} {
return thing
}
proc get_full_name {thing} {
return thing
}
# Vivado UG903
stub add_cells_to_pblock
stub add_to_power_rail
@ -35,7 +44,6 @@ stub delete_power_rails
stub endgroup
stub get_bel_pins
stub get_bels
stub get_cells
stub get_clocks
stub get_debug_cores
stub get_debug_ports
@ -43,16 +51,13 @@ stub get_generated_clocks
stub get_hierarchy_separator
stub get_iobanks
stub get_macros
stub get_nets
stub get_nodes
stub get_package_pins
stub get_path_groups
stub get_pblocks
stub get_pins
stub get_pips
stub get_pkgpin_bytegroups
stub get_pkgpin_nibbles
stub get_ports
stub get_power_rails
stub get_property
stub get_site_pins
@ -62,7 +67,6 @@ stub get_slrs
stub get_speed_models
stub get_tiles
stub get_timing_arcs
stub get_wires
stub group_path
stub make_diff_pair_ports
stub remove_cells_from_pblock