mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Do not modify design modules while iterating over modules().

Browse source 
Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
This commit is contained in:
Alberto Gonzalez 2020-04-10 07:19:05 +00:00
parent 985a29ff3b
commit e49fdee404
No known key found for this signature in database
GPG key ID: 8395A8BA109708B2
1 changed files with 4 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
passes/techmap/techmap.cc
View file

@ -1423,11 +1423,14 @@ struct FlattenPass : public Pass {
new_used_modules.insert(cell->type); new_used_modules.insert(cell->type);
} }
std::set<RTLIL::Module *> to_remove;
for (auto mod : design->modules()) for (auto mod : design->modules())
if (!used_modules[mod->name] && !mod->get_blackbox_attribute(worker.ignore_wb)) { if (!used_modules[mod->name] && !mod->get_blackbox_attribute(worker.ignore_wb)) {
log("Deleting now unused module %s.\n", log_id(mod)); log("Deleting now unused module %s.\n", log_id(mod));
design->remove(mod); to_remove.insert(mod);
} }
for (auto mod : to_remove)
design->remove(mod);
} }
log_pop(); log_pop();