mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Fixes in cmos_cells.v

Browse source
This commit is contained in:
Clifford Wolf 2015-03-25 09:00:41 +01:00
parent 68bbb15214
commit e468d4cc60
1 changed files with 12 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
techlibs/cmos/cmos_cells.v
View file

@ -1,17 +1,26 @@
module BUF(A, Y);
input A;
output Y;
assign Y = A;
endmodule
module NOT(A, Y); module NOT(A, Y);
input A; input A;
output Y = ~A; output Y;
assign Y = ~A;
endmodule endmodule
module NAND(A, B, Y); module NAND(A, B, Y);
input A, B; input A, B;
output Y = ~(A & B); output Y;
assign Y = ~(A & B);
endmodule endmodule
module NOR(A, B, Y); module NOR(A, B, Y);
input A, B; input A, B;
output Y = ~(A | B); output Y;
assign Y = ~(A | B);
endmodule endmodule
module DFF(C, D, Q); module DFF(C, D, Q);