3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 22:23:23 +00:00

Enable {* .. *} feature per default (removes dependency to REJECT feature in flex)

This commit is contained in:
Clifford Wolf 2013-11-22 12:46:02 +01:00
parent 18d003254c
commit e4429c480e
5 changed files with 3 additions and 24 deletions

View file

@ -42,9 +42,6 @@ namespace VERILOG_FRONTEND
// this function converts a Verilog constant to an AST_CONSTANT node
AST::AstNode *const2ast(std::string code, char case_type = 0);
// lexer state variables
extern bool lexer_feature_defattr;
}
// the pre-processor