mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

Added translation from read-feedback to en-signals in memory_share

Browse source
This commit is contained in:
Clifford Wolf 2014-07-18 16:46:40 +02:00
parent 44f13aff92
commit e441f07d89
3 changed files with 264 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

24
tests/memories/implicit_en.v Normal file
View file

@ -0,0 +1,24 @@
// expect-wr-ports 1
// expect-rd-ports 1
module test(clk, rd_addr, rd_data, wr_addr, wr_en, wr_data);
input clk;
input [3:0] rd_addr;
output reg [31:0] rd_data;
input [3:0] wr_addr, wr_en;
input [31:0] wr_data;
reg [31:0] mem [0:15];
always @(posedge clk) begin
mem[wr_addr][ 7: 0] <= wr_en[0] ? wr_data[ 7: 0] : mem[wr_addr][ 7: 0];
mem[wr_addr][15: 8] <= wr_en[1] ? wr_data[15: 8] : mem[wr_addr][15: 8];
mem[wr_addr][23:16] <= wr_en[2] ? wr_data[23:16] : mem[wr_addr][23:16];
mem[wr_addr][31:24] <= wr_en[3] ? wr_data[31:24] : mem[wr_addr][31:24];
rd_data <= mem[rd_addr];
end
endmodule