mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-27 05:26:02 +00:00
Code Activity

fabulous: Unify and update primitives

Browse source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2022-11-09 13:28:53 +01:00 • committed by myrtle
parent 12c22045b7
commit e3f9ff2679
3 changed files with 332 additions and 828 deletions
Download patch file Download diff file Expand all files Collapse all files

3
techlibs/fabulous/regfile_map.v
View file

@ -26,7 +26,8 @@ input PORT_B_CLK;
input CLK_CLK;
RegFile_32x4 #(
.ConfigBits({B_SYNC, A_SYNC})
.AD_reg(A_SYNC),
.BD_reg(B_SYNC)
) _TECHMAP_REPLACE_ (
.D0(PORT_W_WR_DATA[0]), .D1(PORT_W_WR_DATA[1]), .D2(PORT_W_WR_DATA[2]), .D3(PORT_W_WR_DATA[3]),
.W_ADR0(PORT_W_ADDR[0]), .W_ADR1(PORT_W_ADDR[1]), .W_ADR2(PORT_W_ADDR[2]), .W_ADR3(PORT_W_ADDR[3]), .W_ADR4(PORT_W_ADDR[4]),