mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-21 18:50:38 +00:00
Add actual wandwor test that is part of "make test"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
eaae0adf57
commit
e3ebac44df
2 changed files with 36 additions and 33 deletions
|
@ -1,33 +0,0 @@
|
|||
module a(Q);
|
||||
output wire Q = 0;
|
||||
endmodule
|
||||
|
||||
module b(D);
|
||||
input wire D;
|
||||
endmodule
|
||||
|
||||
module c;
|
||||
// net definitions
|
||||
wor D;
|
||||
wand E;
|
||||
|
||||
// assignments to wired logic nets
|
||||
assign D = 1;
|
||||
assign D = 0;
|
||||
assign D = 1;
|
||||
assign D = 0;
|
||||
|
||||
// assignments of wired logic nets to wires
|
||||
wire F = E;
|
||||
|
||||
genvar i;
|
||||
for (i = 0; i < 3; i = i + 1)
|
||||
begin : genloop
|
||||
// connection of module outputs
|
||||
a a_inst (.Q(E));
|
||||
|
||||
// connection of module inputs
|
||||
b b_inst (.D(E));
|
||||
end
|
||||
endmodule
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue