mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-21 22:44:03 +00:00
Code Activity

Fix typo

Browse source
This commit is contained in:
Eddie Hung 2019-08-01 10:00:01 -07:00
parent d2c33863d0
commit e3c39cc450
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/pmgen/ice40_dsp.pmg
View file

@ -112,7 +112,7 @@ code addAB sigCD sigCD_signed sigO
if ((actual_acc_width > actual_mul_width) && (natural_mul_width > actual_mul_width))
reject;
if ((actual_acc_width != actual_mul_width) && (param(mul, \A_SIGNED).as_bool() != param(addAB, \A_SIGNED).as_bool()))
if ((actual_acc_width != actual_mul_width) && (param(mul, \A_SIGNED).as_bool() != param(addAB, \B_SIGNED).as_bool()))
reject;
sigO = port(addAB, \Y);