mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

machxo2: Add DCCA and DCMA blackbox primitives.

Browse source
This commit is contained in:
William D. Jones 2021-01-31 23:57:13 -05:00 committed by Marcelina Kościelnicka
parent a1ea1430b6
commit e3974809ec
1 changed files with 17 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

17
techlibs/machxo2/cells_sim.v
View file

@ -188,6 +188,23 @@ module OSCH #(
); );
endmodule endmodule
(* blackbox *)
module DCCA (
input CLKI,
input CE,
output CLKO
);
endmodule
(* blackbox *)
module DCMA (
input CLK0,
input CLK1,
input SEL,
output DCMOUT
);
endmodule
// IO- "$__" cells for the iopadmap pass. These are temporary cells not meant // IO- "$__" cells for the iopadmap pass. These are temporary cells not meant
// to be instantiated by the end user. They are required in this file for // to be instantiated by the end user. They are required in this file for
// attrmvcp to work. // attrmvcp to work.