mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added init= attribute for fpga-style reset values

Browse source
This commit is contained in:
Clifford Wolf 2013-11-20 01:49:37 +01:00
parent a1353ec61b
commit e340532ce5
2 changed files with 23 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
README
View file

@ -258,6 +258,10 @@ Verilog Attributes and non-standard features
never be removed by the optimizer. This is used for example for cells that
have hidden connections that are not part of the netlist, such as IO pads.
- The "init" attribute on wires is set by the frontend when a register is
initialized "FPGA-style" with 'reg foo = val'. It can be used during synthesis
to add the necessary reset logic.
- In addition to the (* ... *) attribute syntax, yosys supports
the non-standard {* ... *} attribute syntax to set default attributes
for everything that comes after the {* ... *} statement. (Reset