mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 11:12:29 +00:00
Code Activity

Reduce amount of trailing whitespace in code base

Browse source
This commit is contained in:
Larry Doolittle 2019-02-26 10:28:42 -08:00 • committed by Clifford Wolf
parent 68a6937173
commit e2fc18f27b
9 changed files with 29 additions and 29 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/achronix/speedster22i/cells_sim.v
View file

@ -30,7 +30,7 @@ endmodule
module PADOUT (output padout, input padin, input oe);
assign padout = padin;
assign oe = oe;
endmodule
endmodule
module LUT4 (output dout,
input din0, din1, din2, din3);
@ -66,14 +66,14 @@ always @(dataa_w or datab_w or datac_w or datad_w) begin
datac_w, datad_w);
end
assign dout = combout_rt & 1'b1;
endmodule
endmodule
module DFF (output q,
input d, ck);
reg q;
always @(posedge ck)
q <= d;
endmodule