mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 19:52:31 +00:00 
			
		
		
		
	Added read_verilog -nodpi
This commit is contained in:
		
							parent
							
								
									089c1e176f
								
							
						
					
					
						commit
						e2e092b144
					
				
					 1 changed files with 19 additions and 0 deletions
				
			
		|  | @ -39,6 +39,14 @@ using namespace VERILOG_FRONTEND; | ||||||
| static std::vector<std::string> verilog_defaults; | static std::vector<std::string> verilog_defaults; | ||||||
| static std::list<std::vector<std::string>> verilog_defaults_stack; | static std::list<std::vector<std::string>> verilog_defaults_stack; | ||||||
| 
 | 
 | ||||||
|  | static void error_on_dpi_function(AST::AstNode *node) | ||||||
|  | { | ||||||
|  | 	if (node->type == AST::AST_DPI_FUNCTION) | ||||||
|  | 		log_error("Found DPI function %s at %s:%d.\n", node->str.c_str(), node->filename.c_str(), node->linenum); | ||||||
|  | 	for (auto child : node->children) | ||||||
|  | 		error_on_dpi_function(child); | ||||||
|  | } | ||||||
|  | 
 | ||||||
| struct VerilogFrontend : public Frontend { | struct VerilogFrontend : public Frontend { | ||||||
| 	VerilogFrontend() : Frontend("verilog", "read modules from Verilog file") { } | 	VerilogFrontend() : Frontend("verilog", "read modules from Verilog file") { } | ||||||
| 	virtual void help() | 	virtual void help() | ||||||
|  | @ -107,6 +115,9 @@ struct VerilogFrontend : public Frontend { | ||||||
| 		log("    -nopp\n"); | 		log("    -nopp\n"); | ||||||
| 		log("        do not run the pre-processor\n"); | 		log("        do not run the pre-processor\n"); | ||||||
| 		log("\n"); | 		log("\n"); | ||||||
|  | 		log("    -nodpi\n"); | ||||||
|  | 		log("        disable DPI-C support\n"); | ||||||
|  | 		log("\n"); | ||||||
| 		log("    -lib\n"); | 		log("    -lib\n"); | ||||||
| 		log("        only create empty blackbox modules. This implies -DBLACKBOX.\n"); | 		log("        only create empty blackbox modules. This implies -DBLACKBOX.\n"); | ||||||
| 		log("\n"); | 		log("\n"); | ||||||
|  | @ -160,6 +171,7 @@ struct VerilogFrontend : public Frontend { | ||||||
| 		bool flag_mem2reg = false; | 		bool flag_mem2reg = false; | ||||||
| 		bool flag_ppdump = false; | 		bool flag_ppdump = false; | ||||||
| 		bool flag_nopp = false; | 		bool flag_nopp = false; | ||||||
|  | 		bool flag_nodpi = false; | ||||||
| 		bool flag_lib = false; | 		bool flag_lib = false; | ||||||
| 		bool flag_noopt = false; | 		bool flag_noopt = false; | ||||||
| 		bool flag_icells = false; | 		bool flag_icells = false; | ||||||
|  | @ -229,6 +241,10 @@ struct VerilogFrontend : public Frontend { | ||||||
| 				flag_nopp = true; | 				flag_nopp = true; | ||||||
| 				continue; | 				continue; | ||||||
| 			} | 			} | ||||||
|  | 			if (arg == "-nodpi") { | ||||||
|  | 				flag_nodpi = true; | ||||||
|  | 				continue; | ||||||
|  | 			} | ||||||
| 			if (arg == "-lib") { | 			if (arg == "-lib") { | ||||||
| 				flag_lib = true; | 				flag_lib = true; | ||||||
| 				defines_map["BLACKBOX"] = string(); | 				defines_map["BLACKBOX"] = string(); | ||||||
|  | @ -320,6 +336,9 @@ struct VerilogFrontend : public Frontend { | ||||||
| 						child->attributes[attr] = AST::AstNode::mkconst_int(1, false); | 						child->attributes[attr] = AST::AstNode::mkconst_int(1, false); | ||||||
| 		} | 		} | ||||||
| 
 | 
 | ||||||
|  | 		if (flag_nodpi) | ||||||
|  | 			error_on_dpi_function(current_ast); | ||||||
|  | 
 | ||||||
| 		AST::process(design, current_ast, flag_dump_ast1, flag_dump_ast2, flag_dump_vlog, flag_nolatches, flag_nomeminit, flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_ignore_redef, flag_defer, default_nettype_wire); | 		AST::process(design, current_ast, flag_dump_ast1, flag_dump_ast2, flag_dump_vlog, flag_nolatches, flag_nomeminit, flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_ignore_redef, flag_defer, default_nettype_wire); | ||||||
| 
 | 
 | ||||||
| 		if (!flag_nopp) | 		if (!flag_nopp) | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue