mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity

quicklogic: Generate bram_types_sim.v at build time

Browse source
This commit is contained in:
Martin Povišer 2023-12-04 18:07:08 +01:00
parent 8738143880
commit e0fc48e196
3 changed files with 5 additions and 73375 deletions
techlibs/quicklogic
Makefile.inc
qlf_k6n10f
.gitignorebram_types_sim.v

5
techlibs/quicklogic/Makefile.inc
View file

@ -1,6 +1,9 @@
%_pm.h: passes/pmgen/pmgen.py %.pmg
$(P) mkdir -p pmgen && $(PYTHON_EXECUTABLE) $< -o $@ -p $(subst _pm.h,,$(notdir $@)) $(filter-out $<,$^)
techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v: techlibs/quicklogic/qlf_k6n10f/generate_bram_types_sim.py
$(P) $(PYTHON_EXECUTABLE) $^ $@
OBJS += techlibs/quicklogic/synth_quicklogic.o
OBJS += techlibs/quicklogic/ql_bram_merge.o
OBJS += techlibs/quicklogic/ql_bram_types.o
@ -10,7 +13,7 @@ OBJS += techlibs/quicklogic/ql_dsp_io_regs.o
# --------------------------------------
OBJS += techlibs/quicklogic/ql_dsp_macc.o
GENFILES += techlibs/quicklogic/ql_dsp_macc_pm.h
GENFILES += techlibs/quicklogic/ql_dsp_macc_pm.h techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v
techlibs/quicklogic/ql_dsp_macc.o: techlibs/quicklogic/ql_dsp_macc_pm.h
$(eval $(call add_extra_objs,techlibs/quicklogic/ql_dsp_macc_pm.h))

1
techlibs/quicklogic/qlf_k6n10f/.gitignore vendored Normal file
View file

@ -0,0 +1 @@
/bram_types_sim.v

73374
techlibs/quicklogic/qlf_k6n10f/bram_types_sim.v
View file

File diff suppressed because it is too large Load diff