mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 16:03:17 +00:00
Code Activity

Fixed a bug in AST frontend for cases with non-blocking assigned variables as case values

Browse source
This commit is contained in:
Clifford Wolf 2013-04-13 21:19:10 +02:00
parent c6198ea5a8
commit e0c408cb4a
2 changed files with 23 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

19
tests/simple/process.v
View file

@ -1,4 +1,23 @@
module blocking_cond (in, out);
input in;
output reg out;
reg tmp;
always @* begin
tmp = 1;
out = 1'b0;
case (1'b1)
tmp: out = in;
endcase
tmp = 0;
end
endmodule
// -------------------------------------------------------------
module uut(clk, arst, a, b, c, d, e, f, out1);
input clk, arst, a, b, c, d, e, f;