mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Remove .c_str() calls from log()/log_error()
There are some leftovers, but this is an easy regex-based approach that removes most of them.
This commit is contained in:
		
							parent
							
								
									c2291c10a6
								
							
						
					
					
						commit
						e0ae7b7af4
					
				
					 140 changed files with 623 additions and 623 deletions
				
			
		| 
						 | 
				
			
			@ -787,7 +787,7 @@ void prep_xaiger(RTLIL::Module *module, bool dff)
 | 
			
		|||
			for (auto cell_name : it) {
 | 
			
		||||
				auto cell = module->cell(cell_name);
 | 
			
		||||
				log_assert(cell);
 | 
			
		||||
				log("\t%s (%s @ %s)\n", log_id(cell), log_id(cell->type), cell->get_src_attribute().c_str());
 | 
			
		||||
				log("\t%s (%s @ %s)\n", log_id(cell), log_id(cell->type), cell->get_src_attribute());
 | 
			
		||||
			}
 | 
			
		||||
		}
 | 
			
		||||
	}
 | 
			
		||||
| 
						 | 
				
			
			@ -1444,7 +1444,7 @@ void reintegrate(RTLIL::Module *module, bool dff_mode)
 | 
			
		|||
	}
 | 
			
		||||
 | 
			
		||||
	for (auto &it : cell_stats)
 | 
			
		||||
		log("ABC RESULTS:   %15s cells: %8d\n", it.first.c_str(), it.second);
 | 
			
		||||
		log("ABC RESULTS:   %15s cells: %8d\n", it.first, it.second);
 | 
			
		||||
	int in_wires = 0, out_wires = 0;
 | 
			
		||||
 | 
			
		||||
	// Stitch in mapped_mod's inputs/outputs into module
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue