mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Merge pull request #777 from mmicko/achronix_cell_sim_fix

Browse source 
Fix cells_sim.v for Achronix FPGA
This commit is contained in:
Clifford Wolf 2019-01-04 15:18:18 +01:00 • committed by GitHub
commit e041ae3c6d
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/achronix/speedster22i/cells_sim.v
View file

@ -61,7 +61,7 @@ reg [1:0] s1;
end
endfunction
always @(dataa_w or datab_w or datac_w or datad_w or cin_w) begin
always @(dataa_w or datab_w or datac_w or datad_w) begin
combout_rt = lut_data(lut_function, dataa_w, datab_w,
datac_w, datad_w);
end