mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

Docs: Comments from @jix

Browse source 
- Unswap shift/shiftx
- Add brief overview to cell lib
- Clarify $div cell B input
- Clarify unary operators
- What is $modfloor
This commit is contained in:
Krystine Sherwin 2024-09-16 20:38:37 +12:00
parent 927dc445dd
commit dfe803b5c6
No known key found for this signature in database
5 changed files with 20 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

6
docs/source/cell_index.rst
View file

@ -1,7 +1,11 @@
Internal cell library
=====================
.. todo:: brief overview of internal cell library
The intermediate language used by Yosys (RTLIL) represents logic and memory with
a series of cells. This section provides details for those cells, breaking them
down into two major categories: coarse-grain word-level cells; and fine-grain
gate-level cells. An additional section contains a list of properties which may
be shared across multiple cells.
.. toctree::
:maxdepth: 2