mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-18 11:58:32 +00:00
Code Activity

Another filter -> if

Browse source
This commit is contained in:
Eddie Hung 2019-08-09 16:23:32 -07:00
parent e83f231927
commit dfc878deb4
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/pmgen/ice40_dsp.pmg
View file

@ -22,8 +22,8 @@ endcode
match ffA match ffA
if mul->type != \SB_MAC16 || !param(mul, \A_REG).as_bool() if mul->type != \SB_MAC16 || !param(mul, \A_REG).as_bool()
if !port(mul, \A).remove_const().empty()
select ffA->type.in($dff) select ffA->type.in($dff)
filter !port(mul, \A).remove_const().empty()
filter includes(port(ffA, \Q).to_sigbit_set(), port(mul, \A).remove_const().to_sigbit_set()) filter includes(port(ffA, \Q).to_sigbit_set(), port(mul, \A).remove_const().to_sigbit_set())
optional optional
endmatch endmatch
@ -45,8 +45,8 @@ endcode
match ffB match ffB
if mul->type != \SB_MAC16 || !param(mul, \B_REG).as_bool() if mul->type != \SB_MAC16 || !param(mul, \B_REG).as_bool()
if !port(mul, \B).remove_const().empty()
select ffB->type.in($dff) select ffB->type.in($dff)
filter !port(mul, \B).remove_const().empty()
filter includes(port(ffB, \Q).to_sigbit_set(), port(mul, \B).remove_const().to_sigbit_set()) filter includes(port(ffB, \Q).to_sigbit_set(), port(mul, \B).remove_const().to_sigbit_set())
optional optional
endmatch endmatch