mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 13:45:48 +00:00
Code Activity

Fixups

Browse source
This commit is contained in:
Akash Levy 2025-09-29 03:49:44 -07:00
parent 5bf99ac85b
commit dfc8607a77
4 changed files with 6 additions and 1536 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/wreduce.cc
View file

@ -591,6 +591,10 @@ struct WreduceWorker
Wire *nw = module->addWire(module->uniquify(IdString(w->name.str() + "_wreduce")), GetSize(w) - unused_top_bits);
module->connect(nw, SigSpec(w).extract(0, GetSize(nw)));
module->swap_names(w, nw);
for (auto bit : mi.sigmap(SigSpec(w).extract(GetSize(nw), unused_top_bits)))
mi.database.erase(bit);
mi.sigmap.set(module);
mi.notify_connect(module, SigSig(nw, SigSpec(w).extract(0, GetSize(nw))));
}
}
};