mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Add DLLDELD

Browse source
This commit is contained in:
ECP5-PCIe 2021-08-22 18:08:04 +02:00 committed by Marcelina Kościelnicka
parent 9cbff3a4a9
commit dfc453b246
1 changed files with 9 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
techlibs/ecp5/cells_bb.v
View file

@ -339,6 +339,15 @@ module DDRDLLA(
parameter GSR = "ENABLED";
endmodule
(* blackbox *)
module DLLDELD(
input A, DDRDEL, LOADN, MOVE, DIRECTION,
output Z, CFLAG
);
parameter DEL_ADJ = "PLUS";
parameter DEL_VAL = 0;
endmodule
(* blackbox *)
module CLKDIVF(
input CLKI, RST, ALIGNWD,