mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 02:25:35 +00:00
Code Activity

Fixed sign handling in ternary operator

Browse source
This commit is contained in:
Clifford Wolf 2013-07-12 01:15:37 +02:00
parent 3cd97a205f
commit ded769c98c
2 changed files with 10 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/ast/genrtlil.cc
View file

@ -1007,8 +1007,8 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
int width = std::max(val1.width, val2.width);
is_signed = children[1]->is_signed && children[2]->is_signed;
val1.extend(width);
val2.extend(width);
val1.extend(width, is_signed);
val2.extend(width, is_signed);
return mux2rtlil(this, cond, val1, val2);
}