mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-31 06:07:47 +00:00
Code Activity

signorm: skip const when fixing fanout

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-17 11:28:10 +01:00
parent 869a7303b0
commit debc2c3977
1 changed files with 8 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

10
kernel/rtlil_bufnorm.cc
View file

@ -143,7 +143,8 @@ struct RTLIL::SigNormIndex
continue; continue;
int i = 0; int i = 0;
for (auto bit : sig) for (auto bit : sig)
fanout[bit].insert(PortBit(cell, port, i++)); if (bit.is_wire())
fanout[bit].insert(PortBit(cell, port, i++));
} }
} }
} }
@ -963,6 +964,8 @@ void RTLIL::Cell::unsetPort(const RTLIL::IdString& portname)
auto &fanout = module->sig_norm_index->fanout; auto &fanout = module->sig_norm_index->fanout;
int counter = 0; int counter = 0;
for (auto bit : conn_it->second) { for (auto bit : conn_it->second) {
if (!bit.is_wire())
continue;
int i = counter++; int i = counter++;
auto found = fanout.find(bit); auto found = fanout.find(bit);
log_assert(found != fanout.end()); log_assert(found != fanout.end());
@ -1090,6 +1093,8 @@ void RTLIL::Cell::setPort(const RTLIL::IdString& portname, RTLIL::SigSpec signal
auto &fanout = module->sig_norm_index->fanout; auto &fanout = module->sig_norm_index->fanout;
int counter = 0; int counter = 0;
for (auto bit : conn_it->second) { for (auto bit : conn_it->second) {
if (!bit.is_wire())
continue;
int i = counter++; int i = counter++;
auto found = fanout.find(bit); auto found = fanout.find(bit);
log_assert(found != fanout.end()); log_assert(found != fanout.end());
@ -1111,7 +1116,8 @@ void RTLIL::Cell::setPort(const RTLIL::IdString& portname, RTLIL::SigSpec signal
auto &fanout = module->sig_norm_index->fanout; auto &fanout = module->sig_norm_index->fanout;
int i = 0; int i = 0;
for (auto bit : signal) for (auto bit : signal)
fanout[bit].insert(PortBit(this, portname, i++)); if (bit.is_wire())
fanout[bit].insert(PortBit(this, portname, i++));
} else if (GetSize(signal)) { } else if (GetSize(signal)) {
Wire *w = signal.as_wire(); Wire *w = signal.as_wire();
log_assert(w->driverCell_ == nullptr); log_assert(w->driverCell_ == nullptr);