mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-05 10:50:25 +00:00
parent
c0bcbe1f62
commit
de649b9194
5 changed files with 68 additions and 10 deletions
9
tests/various/logic_param_simple.ys
Normal file
9
tests/various/logic_param_simple.ys
Normal file
|
@ -0,0 +1,9 @@
|
|||
read_verilog -sv <<EOT
|
||||
module test_logic_param();
|
||||
parameter logic a = 0;
|
||||
parameter logic [31:0] e = 0;
|
||||
parameter logic signed b = 0;
|
||||
parameter logic unsigned c = 0;
|
||||
parameter logic unsigned [31:0] d = 0;
|
||||
endmodule
|
||||
EOT
|
Loading…
Add table
Add a link
Reference in a new issue