mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-25 16:42:35 +00:00
Code Activity

Accommodate reversion and fix wreduce naming

Browse source
This commit is contained in:
Akash Levy 2025-04-07 07:35:39 -07:00
parent 06c614a010
commit de375d6542
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/wreduce.cc
View file

@ -511,7 +511,7 @@ struct WreduceWorker
continue;
log("Removed top %d bits (of %d) from wire %s.%s.\n", unused_top_bits, GetSize(w), log_id(module), log_id(w));
Wire *nw = module->addWire(NEW_ID, GetSize(w) - unused_top_bits);
Wire *nw = module->addWire(module->uniquify(IdString(w->name.str() + "_wreduce")), GetSize(w) - unused_top_bits);
module->connect(nw, SigSpec(w).extract(0, GetSize(nw)));
module->swap_names(w, nw);
}