mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Merge pull request #1156 from YosysHQ/eddie/fix_abc9_unknown_cell

Browse source 
write_xaiger to treat unknown cell connections as keep-s
This commit is contained in:
Eddie Hung 2019-07-03 09:43:00 -07:00 • committed by GitHub
commit de26328130
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
3 changed files with 28 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/various/abc9.v
View file

@ -3,3 +3,7 @@ initial o = 1'b0;
always @*
o <= ~o;
endmodule
module abc9_test028(input i, output o);
unknown u(~i, o);
endmodule

10
tests/various/abc9.ys
View file

@ -1,4 +1,6 @@
read_verilog abc9.v
design -save read
hierarchy -top abc9_test027
proc
design -save gold
@ -12,3 +14,11 @@ design -import gate -as gate
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports miter
design -load read
hierarchy -top abc9_test028
proc
abc9 -lut 4
select -assert-count 1 t:$lut r:LUT=1 r:WIDTH=1 %i %i
select -assert-count 1 t:unknown
select -assert-none t:$lut t:unknown %% t: %D