mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-07 15:55:47 +00:00
Code Activity

Loop info

Browse source
This commit is contained in:
Alain Dargelas 2024-11-21 11:20:40 -08:00
parent a6874db257
commit dde6a8d8f1
3 changed files with 107 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

27
frontends/verific/verific.cc
View file

@ -54,6 +54,9 @@ USING_YOSYS_NAMESPACE
#include "VeriWrite.h"
#include "VeriLibrary.h"
#include "VeriExpression.h"
#ifdef VERIFIC_LINEFILE_INCLUDES_LOOPS
#include "VeriConstVal.h"
#endif
#endif
#ifdef VERIFIC_VHDL_SUPPORT
@ -104,6 +107,10 @@ using namespace Verific;
#endif
#ifdef VERIFIC_LINEFILE_INCLUDES_LOOPS
#include "decorate_loops.h"
#endif
#ifdef YOSYS_ENABLE_VERIFIC
YOSYS_NAMESPACE_BEGIN
@ -420,8 +427,14 @@ void VerificImporter::import_attributes(dict<RTLIL::IdString, RTLIL::Const> &att
Att *attr;
#ifdef VERIFIC_LINEFILE_INCLUDES_COLUMNS
if (obj->Linefile())
if (obj->Linefile()) {
attributes[ID::src] = stringf("%s:%d.%d-%d.%d", LineFile::GetFileName(obj->Linefile()), obj->Linefile()->GetLeftLine(), obj->Linefile()->GetLeftCol(), obj->Linefile()->GetRightLine(), obj->Linefile()->GetRightCol());
#ifdef VERIFIC_LINEFILE_INCLUDES_LOOPS
if (uint32_t loopid = obj->Linefile()->GetInLoop()) {
attributes[RTLIL::escape_id("in_loop_" + std::to_string(loopid))] = std::to_string(loopid);
}
#endif
}
#else
if (obj->Linefile())
attributes[ID::src] = stringf("%s:%d", LineFile::GetFileName(obj->Linefile()), LineFile::GetLineNo(obj->Linefile()));
@ -2901,6 +2914,7 @@ std::set<std::string> import_tops(const char* work, std::map<std::string,Netlist
}
}
#endif
#ifdef VERIFIC_HIER_TREE_SUPPORT
if (show_message)
log("Running hier_tree::Elaborate().\n");
@ -2996,6 +3010,17 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
for (const auto &i : parameters)
verific_params.Insert(i.first.c_str(), i.second.c_str());
#ifdef VERIFIC_LINEFILE_INCLUDES_LOOPS
VeriLibrary* veri_lib = veri_file::GetLibrary("work", 1);
// Decorate AST with loop scope id
VeriModule *module;
MapIter mi;
DecorateLoopsVisitor loop_visitor;
FOREACH_VERILOG_MODULE_IN_LIBRARY(veri_lib, mi, module) {
module->Accept(loop_visitor);
}
#endif
std::set<std::string> top_mod_names;
if (top.empty()) {
import_all("work", &nl_todo, &verific_params, false, "");