mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-22 11:07:52 +00:00
Code Activity

Loop info

Browse source
This commit is contained in:
Alain Dargelas 2024-11-21 11:20:40 -08:00
parent a6874db257
commit dde6a8d8f1
3 changed files with 107 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
Makefile
View file

@ -19,6 +19,7 @@ ENABLE_GHDL := 0
ENABLE_SLANG := 0
ENABLE_VERIFIC := 1
ENABLE_VERIFIC_SYSTEMVERILOG := 1
VERIFIC_LINEFILE_INCLUDES_LOOPS := 1
ENABLE_VERIFIC_VHDL := 0
ENABLE_VERIFIC_HIER_TREE := 1
ENABLE_VERIFIC_SILIMATE_EXTENSIONS := 1
@ -163,7 +164,7 @@ ifeq ($(OS), Haiku)
CXXFLAGS += -D_DEFAULT_SOURCE
endif
YOSYS_VER := 0.47+116
YOSYS_VER := 0.47+86
# Note: We arrange for .gitcommit to contain the (short) commit hash in
# tarballs generated with git-archive(1) using .gitattributes. The git repo
@ -515,6 +516,9 @@ ifneq ($(wildcard $(VERIFIC_DIR)/hier_tree),)
VERIFIC_COMPONENTS += hier_tree
endif
endif
ifeq ($(VERIFIC_LINEFILE_INCLUDES_LOOPS),1)
CXXFLAGS += -DVERIFIC_LINEFILE_INCLUDES_LOOPS
endif
ifeq ($(ENABLE_VERIFIC_SYSTEMVERILOG),1)
VERIFIC_COMPONENTS += verilog
CXXFLAGS += -DVERIFIC_SYSTEMVERILOG_SUPPORT