mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-30 23:10:09 +00:00
Code Activity

Add "make coverage"

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-08-27 14:22:21 +02:00
parent 9e845bd254
commit ddc1761f1a
8 changed files with 21 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/.gitignore vendored
View file

@ -1,4 +1,4 @@
verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.h
verilog_parser.tab.hh