mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-08 23:23:25 +00:00
Code Activity

Merge dfa8453102 into e046e3cdbf

Browse source
This commit is contained in:
George Rennie 2025-05-28 14:44:19 +00:00 • committed by GitHub
commit dd9dc2520c
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
15 changed files with 16 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/verilog/atom_type_signedness.ys
View file

@ -16,4 +16,4 @@ endmodule
EOT
hierarchy; proc; opt; async2sync
select -module dut
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/int_types.ys
View file

@ -5,4 +5,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/mem_bounds.ys
View file

@ -4,4 +4,4 @@ flatten
opt -full
select -module top
async2sync
sat -verify -seq 1 -tempinduct -prove-asserts -show-all -enable_undef
sat -verify -tempinduct -prove-asserts -show-all -enable_undef

2
tests/verilog/param_no_default.ys
View file

@ -5,4 +5,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/parameters_across_files.ys
View file

@ -18,4 +18,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/typedef_across_files.ys
View file

@ -21,4 +21,4 @@ proc
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/typedef_legacy_conflict.ys
View file

@ -35,4 +35,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/unbased_unsized.ys
View file

@ -5,4 +5,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all

2
tests/verilog/unbased_unsized_shift.ys
View file

@ -5,4 +5,4 @@ flatten
opt -full
async2sync
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
sat -verify -tempinduct -prove-asserts -show-all