mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Add way to disable memory init

Browse source
This commit is contained in:
Akash Levy 2024-10-01 01:32:29 -07:00
parent 776661ab40
commit dd9687fc4c
2 changed files with 10 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/mem.cc
View file

@ -703,6 +703,7 @@ namespace {
res.packed = true;
res.cell = cell;
res.attributes = cell->attributes;
#ifndef SILIMATE_DISABLE_MEM_INIT
Const &init = cell->parameters.at(ID::INIT);
if (!init.is_fully_undef()) {
int pos = 0;
@ -726,6 +727,7 @@ namespace {
}
}
}
#endif
int n_rd_ports = cell->parameters.at(ID::RD_PORTS).as_int();
int n_wr_ports = cell->parameters.at(ID::WR_PORTS).as_int();
Const rd_wide_continuation = is_compat ? Const(State::S0, n_rd_ports) : cell->parameters.at(ID::RD_WIDE_CONTINUATION);