mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 19:52:31 +00:00
Code Activity

Merge pull request #22 from alaindargelas/fix_runtime_write_verilog

Browse source
This commit is contained in:
Akash Levy 2024-11-16 13:29:04 -08:00 • committed by GitHub
commit dd7ad14096
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 22 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

35
backends/verilog/verilog_backend.cc
View file

@ -2347,20 +2347,29 @@ void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module)
} }
dump_attributes(f, indent, module->attributes, "\n", /*modattr=*/true); dump_attributes(f, indent, module->attributes, "\n", /*modattr=*/true);
f << stringf("%s" "module %s(", indent.c_str(), id(module->name, false).c_str()); f << stringf("%s"
bool keep_running = true; "module %s(",
indent.c_str(), id(module->name, false).c_str());
int cnt = 0; int cnt = 0;
for (int port_id = 1; keep_running; port_id++) { int max_port_id = 0;
keep_running = false; for (auto wire : module->wires()) {
for (auto wire : module->wires()) { max_port_id = std::max(wire->port_id, max_port_id);
if (wire->port_id == port_id) { }
if (port_id != 1) std::vector<Wire *> wires(max_port_id + 1, nullptr);
f << stringf(", "); for (auto wire : module->wires()) {
f << stringf("%s", id(wire->name).c_str()); wires[wire->port_id] = wire;
keep_running = true; }
if (cnt==20) { f << stringf("\n"); cnt = 0; } else cnt++; for (int port_id = 1; port_id < max_port_id; port_id++) {
continue; Wire *wire = wires[port_id];
} if (wire) {
if (port_id != 1)
f << stringf(", ");
f << stringf("%s", id(wire->name).c_str());
if (cnt == 20) {
f << stringf("\n");
cnt = 0;
} else
cnt++;
} }
} }
f << stringf(");\n"); f << stringf(");\n");