mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-15 11:44:45 +00:00
Code Activity

Updating Yosys

Browse source
This commit is contained in:
Akash Levy 2024-10-03 01:46:09 -07:00
parent 5038bfa2af
commit dd487ca8a1
6 changed files with 36 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/wreduce.cc
View file

@ -458,6 +458,8 @@ struct WreduceWorker
continue;
log("Removed top %d bits (of %d) from wire %s.%s.\n", unused_top_bits, GetSize(w), log_id(module), log_id(w));
// SILIMATE: Use uniquified ID with $
// TODO: improve this
IdString nw_name = IdString("$" + w->name.str());
while (module->count_id(nw_name)) nw_name = IdString("$" + nw_name.str());
Wire *nw = module->addWire(nw_name, GetSize(w) - unused_top_bits);