mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Modifications

Browse source
This commit is contained in:
Akash Levy 2024-03-21 11:31:43 -07:00
parent d73f71e813
commit dd35d2da23
5 changed files with 18 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

16
Makefile
View file

@ -1,6 +1,6 @@
CONFIG := clang
# CONFIG := gcc
# CONFIG := clang
CONFIG := gcc
# CONFIG := afl-gcc
# CONFIG := emcc
# CONFIG := wasi
@ -16,11 +16,11 @@ ENABLE_PLUGINS := 1
ENABLE_READLINE := 1
ENABLE_EDITLINE := 0
ENABLE_GHDL := 0
ENABLE_VERIFIC := 0
ENABLE_VERIFIC_EDIF := 0
ENABLE_VERIFIC_LIBERTY := 0
DISABLE_VERIFIC_EXTENSIONS := 0
DISABLE_VERIFIC_VHDL := 0
ENABLE_VERIFIC := 1
ENABLE_VERIFIC_EDIF := 1
ENABLE_VERIFIC_LIBERTY := 1
DISABLE_VERIFIC_EXTENSIONS := 1
DISABLE_VERIFIC_VHDL := 1
ENABLE_COVER := 1
ENABLE_LIBYOSYS := 0
ENABLE_ZLIB := 1
@ -515,7 +515,7 @@ endif
LIBS_VERIFIC =
ifeq ($(ENABLE_VERIFIC),1)
VERIFIC_DIR ?= /usr/local/src/verific_lib
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree sdf
ifneq ($(DISABLE_VERIFIC_VHDL),1)
VERIFIC_COMPONENTS += vhdl
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT