mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

peepopt: Try to use original wires

Browse source
This commit is contained in:
Martin Povišer 2023-08-02 15:46:50 +02:00
parent bd8a81a907
commit dd1a8ae49a
1 changed files with 5 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/pmgen/peepopt_shiftmul.pmg
View file

@ -42,7 +42,11 @@ match mul
define <IdString> varport (constport == \A ? \B : \A)
set mul_const port(mul, constport).as_const()
set mul_din port(mul, varport)
// get mul_din unmapped (so no `port()` shorthand)
// because we will be using it to set the \A port
// on the shift cell, and we want to stay close
// to the original design
set mul_din mul->getPort(varport)
endmatch
code