mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Added cell->known(), cell->input(portname), cell->output(portname)

Browse source
This commit is contained in:
Clifford Wolf 2015-02-07 11:40:19 +01:00
parent d5e30978e9
commit dce1fae777
2 changed files with 39 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/rtlil.h
View file

@ -1140,6 +1140,11 @@ public:
const RTLIL::SigSpec &getPort(RTLIL::IdString portname) const;
const dict<RTLIL::IdString, RTLIL::SigSpec> &connections() const;
// information about cell ports
bool known() const;
bool input(RTLIL::IdString portname) const;
bool output(RTLIL::IdString portname) const;
// access cell parameters
bool hasParam(RTLIL::IdString paramname) const;
void unsetParam(RTLIL::IdString paramname);